Abstract-Closed-form expressions of the resistance, capacitance, and inductance for interplane 3-D vias are presented in this paper. The closed-form expressions account for the 3-D via length, diameter, dielectric thickness, and spacing to ground. A 3-D numerical simulation is used to extract electromagnetic solutions of the resistance, capacitance, and inductance for comparison with the closed-form expressions, revealing good agreement between simulation and the physical models. The maximum error for the resistance, capacitance, and inductance is less than 8%.
I. INTRODUCTION
T HE ERA of rapid technology scaling has brought revolutionary advancements in system-level integration. Integrated circuits that once performed simple computations have evolved to advanced ubiquitous microprocessors. The natural evolution of the microprocessor to incorporate both analog and digital circuitry has led to system-on-chip integrated technologies. As integrated circuits become more complex, new technologies are required to continue this trend toward massive system-level integration. A potential technology that continues the evolution toward gigascale complexity is 3-D integration [1] .
Three-dimensional integration is a novel technology of growing importance that has the potential to offer significant performance and functional benefits as compared with 2-D ICs. Three-dimensional integration provides enhanced interconnectivity, high device integration density, a reduction in the number and length of the long global wires, and the ability to combine disparate heterogeneous technologies [2] - [4] . The primary technological innovation required to exploit the benefits of 3-D integration is the development of a 3-D through silicon via (TSV) technology. Much work is needed to properly characterize and model these interplane TSVs.
Accurate closed-form models of the 3-D via impedance provide an efficient method to characterize the performance of sig-nal paths containing through silicon vias. These closed-form expressions are similar in form to the models developed in [5] and [6] that characterize the capacitance and inductance [7] of onchip interconnects for VLSI circuits. Most previous work characterizing 3-D vias has focused on bulk silicon and emphasized the experimental extraction of the via resistance and capacitance. Due to the large variation in the 3-D via diameter, length, dielectric thickness, and fill material, a wide range of measured resistances, capacitances, and inductances has been reported in the literature. Single 3-D via resistance values vary from 20 mΩ to as high as 350 Ω [8] - [13] , while reported capacitances vary from 2 fF to over 1 pF [14] - [16] . A few researchers have reported measured via inductances that range from as low as 4 pH to as high as 255 pH [9] , [13] , [16] . Alternatively, preliminary work on modeling 3-D vias has primarily focused on the resistance and capacitance of simple structures to verify measured RLC impedances while providing some physical insight into the 3-D via to 3-D via capacitive coupling [8] , [13] - [15] . Furthermore, preliminary work in the electrical modeling of bundled TSVs has been reported in [17] - [19] . This paper expands on this early work and presents closed-form expressions for the resistance, inductance, and capacitance of TSVs (3-D vias), accounting for via length, via diameter, dielectric thickness, and fill material. This paper will proceed as follows. Before the closed-form expressions of the resistance, capacitance, and inductance are presented, the technique of modeling the 3-D vias as simple cylinders without top and bottom copper landings is reviewed in Section II. Background information describing the geometry of the 3-D vias and the Ansoft Quick 3-D toolset used to simulate the structures for comparison with the proposed models are also presented in Section II. Closed-form expressions of the TSV resistance for both DC and higher frequencies are provided in Section III. Expressions characterizing the 3-D via inductance at both DC and high frequency are provided in Section IV. A model of the mutual inductance between two 3-D vias is also provided in this section. Models of the 3-D via capacitance are provided in Section V. A few concluding remarks are provided in the final section of this paper.
II. MODELING 3-D VIAS AS CYLINDERS
The structural complexity of a 3-D via is treated as an equivalent cylindrical structure. A 3-D via typically includes a tapered cylindrical TSV with both a bottom and top metal landing. Table I . This behavior implies that the use of a simple cylindrical structure without metal landings is sufficient to represent a 3-D via. The dimensions of a 3-D via are highly technology dependent. For SOI processes, where the buried oxide behaves as a natural stop for wafer thinning, the length L of the TSVs is much shorter than the bulk counterparts. The diameter D of the vias follows a similar pattern, where SOI processes utilize smaller diameters than bulk technologies. The 3-D via models developed here for an SOI process therefore consider diameters of 1, 5, and 10 μm, while the 3-D vias implemented in bulk silicon have diameters ranging between 20 and 60 μm. A 20 μm diameter is chosen for the comparison between the 3-D via model and the equivalent cylindrical structure. In all cases, the via lengths are chosen to maintain an aspect ratio L/D of 0.5, 1, 3, 5, 7, and 9. In addition, the dielectric thickness for the bulk processes is 1 μm, and the material filling the 3-D vias in both SOI and bulk technologies is tungsten.
The Ansoft Quick 3-D (Q3D) software is used to examine the RLC impedances of the TSVs [20] . Q3D is a 3-D/2-D quasi-static electromagnetic-field simulator used to extract the parasitic impedances and electrical parameters. The tool solves Maxwell's equations by utilizing the finite-element method [21] and the method of moments [22] , [23] to compute the RLC or RLCG parameters of a 3-D structure. With regard to the inductance, Q3D is used to determine the asymptotic values of the inductance, the DC and high frequency (f asym ) values described in the paper and shown in Fig. 2 . Q3D simulations do not provide the inductance values for frequencies between the DC and high frequency extrema; the closed-form expression for inductance is therefore valid for frequencies lower and higher than the transitional frequency range (200-800 MHz for this particular example).
III. CLOSED-FORM RESISTANCE MODEL OF A 3-D VIA
Closed-form expressions of the 3-D via resistance at DC and 1 GHz are presented next as (1)-(3), respectively. The DC resistance is only dependent on the length L, radius R, and conductivity σ W of tungsten. The resistance at a frequency of 1 GHz, however, is also dependent on the skin depth, which is the depth below the surface of a conductor where the current density has dropped by a factor of e [24] . Two guidelines are provided in [24] that ensure that the high frequency resistance is valid when considering skin effects. These two guidelines are 1) the return paths are infinitely distant, and 2) all radii of curvature and thicknesses are at least three to four skin depths. The second guideline necessitates the use of the fitting parameter α in (2) and (3) for SOI processes. In addition, α accounts for current losses in the substrate in both bulk and SOI processes.
The effect of the skin depth is included in the 1 GHz resistance as a reduction in the cross-sectional area of the 3-D via. The skin depth δ is where f is the frequency and μ o is the permeability of free space. The permeability of free space is used as neither silicon nor silicon dioxide are magnetic materials.
As noted earlier, the α term in (2) and (3) is an empirical constant used to fit the resistance to the simulations and is
All dimensions (D, S, L) are in meters unless the subscript μm is used to denote micrometers.
For frequencies other than DC and 1 GHz, (2) and (3) can be adjusted to other frequencies using (7) . Equation (7) has been evaluated at a frequency of 2 GHz. The resistance of a 3-D via with diameters of 5, 20, and 60 μm at frequencies of DC, 1 GHz, and 2 GHz are illustrated in Fig. 3 .
The proximity effect [24] is examined through simulations of two 3-D vias over a ground plane. These simulations reveal less than a 0.25% change in the resistance at all examined frequencies as compared with a single 3-D via over a ground plane; these results are therefore not included. This characteristic implies that the proximity of the second 3-D via as a return path does not significantly affect the resistance of the first via. The insignificance of the proximity effect is primarily a consequence of the relatively short length of the vias and the small space between the 3-D vias which is at least equal to the diameter of a single 3-D via.
An analysis of the percent error between simulation and the closed-form resistance expressions as a function of frequency is provided. These results indicate less than 5% error between simulation and the closed-form expressions for all frequencies between DC and 10 GHz. The percent error for two diameters, 5 and 20 μm, and three aspect ratios, 1, 5, and 9, is shown in Fig. 4 .
The percent variation between simulation and the model at frequencies of DC, 1 GHz, and 2 GHz is included in Appendix A as Tables II-IV, respectively. The DC resistance based on the closed-form expressions produces less than 2% error, and the 1 and 2 GHz resistance produces less than a 5.5% difference from the equivalent model characterized by Q3D.
IV. CLOSED-FORM INDUCTANCE MODEL OF A 3-D VIA
The DC and high frequency self-and mutual inductance of two equal length TSVs is included in Section IV-A. In Section IV-B, the DC and high frequency mutual inductance between two non-equal length TSVs is described. Non-equal length vias are used to approximate the mutual inductance between a single TSV and a stack of TSVs propagating a signal through multiple planes.
A. Inductance of Equal Length 3-D Vias
Expressions for the DC and high frequency partial self-(L 11 ) and mutual (L 21 ) inductances are provided in (8)- (11) . The modeled DC and high frequency inductances are asymptotic values of the inductance. These expressions do not account for the transition in inductance from low to high frequency (in the 200-800 MHz range for this particular technology). Note that the inductance transitions smoothly from low to high frequency, indicating that the 3-D via inductance is bound by the DC (upper bound) and asymptotic (lower bound) values within this transitional range. The inductance models are based on [25] with a fitting parameter to adjust for inaccuracies in the Rosa expressions. The expressions derived by Rosa assume that the length L is much larger than both the radius R (or diameter D) and the pitch P between the conductors. As L is not larger than R or P in all of the 3-D via structures examined in this paper, parameters α and β are used to adjust the partial inductances in (8)- (11), as shown in the expressions at the bottom of this page [25] , where
The α parameter used to adjust the partial self-inductance approaches unity at DC and 0.94 at high frequencies with increasing aspect ratio L/D. β, which is used to adjust the partial mutual inductance, is unity at DC and ranges between 0.49 and 0.93 at high frequencies as the aspect ratio increases from 0.5 to 9, respectively. The Rosa expressions are most inaccurate when calculating the mutual inductance of a small aspect ratio 3-D via operating at high frequencies. A comparison of both the partial self-and mutual inductances for the adjusted Rosa expressions with Q3D simulations is shown in Figs. 5 and 6 , respectively. 
B. Inductance of Non-Equal Length 3-D Vias
An expression for the mutual inductance at DC between two TSVs with nonequal lengths is provided in (16) . As for the previous topologies, the DC mutual inductance is the worst case inductance, as shown in Fig. 2 . Note also that the delay characteristics of a conductor are weakly correlated to the inductance [26] , [27] ; the DC and f asym inductances therefore produce similar delay effects.
The α parameter adjusts the partial mutual inductance between two non-equal length 3-D vias, accounting for the separation between vias. The β parameter adjusts the mutual inductance based on the ratio of the larger length 3-D via L 2 DC :
f asym : 
The γ term is only dependent on the aspect ratio of a single non-stacked TSV. The self-and mutual inductance equations produce less than an 8% variation from electromagnetic simulation. The percent variations between simulation and the model of the self-and mutual inductances are listed in Appendix B in Tables V and  VI , respectively, and the DC and f asym mutual inductances of two non-equal length 3-D vias are listed in Tables VII and VIII, respectively. The error in all of these tables does not exceed 8% except in those cases where the pitch between vias is greater than 5 · D and the aspect ratio is less than two; in these cases, the error does not exceed 30%. The larger error in these cases is due to the small mutual inductance (less than 0.05 pH). The small mutual inductance exacerbates the percent error between (9), (11), or (16) and the simulation results.
V. CLOSED-FORM CAPACITANCE MODEL OF A 3-D VIA
Prior works, [13] and [14] , examining the capacitance of bulk 3-D vias have neglected two important physical characteristics. The first issue is the formation of a depletion region in the bulk substrate surrounding the TSV, and the second issue is the assumption that the electrical field lines from the 3-D via terminate on a cylinder surrounding the via dielectric liner.
Equations (22) and (23) from [13] and [14] , respectively, overestimate the 3-D via capacitance,
Equation (24) accounts for both the formation of a depletion region surrounding a p-type bulk substrate and the termination of the electrical field lines on a ground plane below the 3-D via. The termination of the field lines from the 3-D via to the ground plane forms a capacitance to the on-chip metal interconnect,
Note that (24) 
The fitting parameters α and β are used to adjust the capacitance for the two physical factors. The β parameter adjusts the capacitance of a 3-D via since a smaller component of the capacitance is contributed by the portion of the 3-D via farthest from the ground plane. A decrease in the growth of the capacitance therefore occurs as the aspect ratio increases. The α term is used to adjust the capacitance based on the distance to the ground plane S gnd . As S gnd increases, the capacitance of the 3-D via decreases. The α and β terms are
A plot of the 3-D via capacitance for diameters of 20, 40, and 60 μm is shown in Fig. 8 . The percent variation between simulation and the model is included in Appendix C as Table IX . The error of the capacitance produced by (24) does not exceed 8%.
In addition to a closed-form expression for the capacitance of a single 3-D via over a ground plane, an expression for the coupling capacitance between two 3-D vias over a ground plane is presented. The expression for the coupling capacitance between two 3-D vias is
The 0.4 multiplier in (29) adjusts the sheet capacitance between two TSVs when assuming that all electric field lines originating from half of the surface of one TSV terminate on the other TSV. Each fitting parameter (α, β, and γ) is used to adjust the coupling capacitance for a specific physical factor. The α term accounts for the nonlinearity of the coupling capacitance as a function of the aspect ratio L/D. The effect of the separation between the TSVs to the ground plane S gnd on the coupling capacitance is included in β. Note that the β term is dependent on the aspect ratio of the TSV. Finally, the γ parameter accounts for the nonlinearity of the coupling capacitance as a function of the distance S between the two TSVs. The γ parameter is also dependent on the TSV aspect ratio. The pitch P , which is the sum of the distance between the two vias and a single TSV diameter (P = S + D), is also included in γ. The three terms are
where ζ includes the dependence on the ratio of the pitch to the diameter and is given by
A plot of the 3-D via coupling capacitance for diameters of 20, 40, and 60 μm is shown in Fig. 9 . The percent variation between simulation and the model is described in Appendix D. The error of the capacitance produced by (29) does not exceed 15% for all aspect ratios greater than 1. When the aspect ratio is between 0.5 and 1, the error between the simulation and the closed-form expression is much larger once the coupling capacitance between the 3-D vias drops below 1.5 fF. 
VI. CONCLUDING REMARKS
Closed-form expressions of the resistance, inductance, and capacitance of a 3-D via have revealed good agreement with full-wave electromagnetic simulation. Errors of less than 6% between the closed-form models and simulation have been demonstrated for both the resistance and inductance of a 3-D via. Errors of less than 8% for the capacitance have also been reported. The use of these closed-form expressions rather than full-wave electromagnetic simulations to estimate the 3-D via impedances enhances the system-level design process. These models of the via impedance are accurate over a wide range of diameters, lengths, dielectric thickness, and spacing.
APPENDIX A PERCENT VARIATION IN RESISTANCE
The percent error between the closed-form expressions and the electromagnetic simulation for the DC and 1 and 2 GHz resistances are listed in Tables II-IV, respectively. None of the errors listed in Tables II-IV exceeds 5 .5% for all investigated diameters and aspect ratios.
APPENDIX B PERCENT VARIATION IN INDUCTANCE
The percent error between the closed-form expressions and electromagnetic simulation for the self-(L 11 ) and mutual (L 21 ) inductances of a 3-D via for several diameters and aspect ratios are listed in Tables V and VI, respectively. The worst case DC and high frequency mutual inductance L 21 between two nonequal length 3-D vias is listed in Tables VII and VIII, respectively. The error does not exceed 8% in all cases except for those cases where the spacing between the 3-D vias is at least four times the diameter. In these cases, the mutual inductance is sufficiently small that minor deviations between the expression and the simulation produce a large percent variation. 
APPENDIX C PERCENT VARIATION IN CAPACITANCE
The percent variation between the closed-form expression and electromagnetic simulation for the capacitance of a 3-D via over a ground plane is listed in Table IX . All errors listed in Table IX exhibit a deviation of less than 8% between the expressions and simulation. 
APPENDIX D PERCENT VARIATION IN COUPLING CAPACITANCE
The percent variation between the closed-form expression and electromagnetic simulation for the coupling capacitance between two 3-D vias over a ground plane is listed in Table X. TABLE IX  PERCENT ERROR BETWEEN SIMULATION AND CLOSED-FORM  EXPRESSIONS OF A 3-D VIA, CAPACITANCE 
